The scintillation photon detection and event selection subsystem for the high spatial resolution Donner 600-channel positron emission tomograph is described. The tomograph spatial resolution of better than 3.0 mm, FWHM, is obtained by using 600
INTRODUCTION
In many recently developed positron emission tomographic systems small scintillators and small diameter photomultipliers are used as detectors to obtain a high spatial resolution and sampling den- sityl. Minimizing the coincidence resolving time to reduce the number of random coincidences is an important factor in the design of such systems.
Generally, such a system requires a large number of fast scintillators and high time resolution photomultipl iers2.
In this paper a new scintillation detection and event selection subsystem for the high spatial resolution Donner 600-channel positron emission tomograph is described. The high spatial resolution is achieved by using 600 closely-packed bismuth germanate scintillation detectors. Each detector has its own photomultiplier and event selection channel2. Detectors, including the photomultipliers, are arranged in a close packed single layer ring having a diameter of 60 cm. The dimensions of an individual detector are 3 mm x 10 mm x 25 mm. The inner diameter of the ring is 30 cm.
SCINTILLATION PHOTON DETECTION
The major time resolution limitations of a tomographic system are due to variations of the location of the scintillation events in the scintillators, fluctuations in the light collection process, and the time resolution capabilities of the photon detector.
Several photon detectors, such as silicon PIN and avalanche photodiodes as well as high gain photomultipliers, were initially considered for the scintillation detection subsystem. In the first part of 1982 when a decision was due on the selection of the system's 600 photon detectors, the silicon PIN Fig. 1 and 2 , respectively. The 10-90% rise time of a single photoelectron pulse of the photomultiplier was found to be 2 ns ±0.3 ns at 1000 V. The single photoelectron time spread was 1.22 ns, FWHM6.
ANALOG PROCESSING OF EVENTS
The detector photomultiplier output contains many unwanted signals. Each detector is served by an individual analog processing channel, and this circuit should pass only events meeting required preset criteria and eliminate all others as early as possible. The criteria for elimination of the "nonevents" are preset and each channel is individually matched to its assigned detector for best performance. In order to compensate for the detector aging, the critical parameters are individually controlled by computer, allowing remote alignment and test of the whole system. Each of the system's 600 detectors requires an individual analog processing channel. The detector signal is brought in directly from the photomultiplier by a 50-ohm cable. Since the signal level received across the matching termination resistor is in the millivolt range, great care was taken to minimize noise pick-up and crosstalk between the channels.
The analog processing channels are organized in groups of eight, each group mounted on a single 19" x 10" printed circuit board. There are 75 such boards in the system. Each board also contains digital circuits for the control of individual channels by the computer. Stable on-board power regulators were designed to maintain a constant supply voltage such that the analog circuits are independent of changes in the bus voltage and variations in contact resistance. These regulators also reduce noise on the power lines, which in turn results in a stable and jitter-free performance of the analog circuits. Special care has been taken to keep power dissipation at a minimum.
A general block diagram of an 8-channel analog processing subsystem is shown in Fig. 3 A group of fast logic gates (Gi to G3), provided the Veto 1 signal is not applied, is designed to inhibit the event output of any channel if either its left or right neighbor channel is also processing an event at the same time. This means that probably the same gamma ray has hit two adjacent detectors and the event should be aborted. The end channel on either side of each board has a provision for controlling of the end channel of the adjacent card. Of course its end channels can be controlled by the adjacent boards. All 600 analog channels thus are daisy chained, making a circle where each one controls its left and right hand neighbor and is being in turn controlled by them.
Analog Processor Description
The photomultipliers generate random signals of various magnitude and duration. The purpose of analog processing is to examine all signals and immediately eliminate those not meeting the required amplitude level and time duration. The selection takes a very short time, allowing the processor to sort out all incoming signal pulses in search for a potential event. Analog processing channel block diagram is shown in Fig. 4 . Detailed schematic diagram is given in Fig. 5 .
Referring to Fig. 4 , an input signal is immediately and evenly split upon its arrival between two wide-band amplifiers, separating two parallel lanes of analog processing. The gain of timing amplifier (TA) is high and a few millivolts of signal amplitude 328 is sufficient to drive the output to saturation. The leading edge of the output pulse is thus made very sharp and it serves as a time reference marking the start of an event. The second half of the signal is amplified by a fast linear amplifier (CA) and further integrated in a fast gated charge integrator (CI). The integrator is enabled when a clocked event latch (EL) is set by the leading edge of the timing portion of the signal passing TA.
Selection of signals of various amplitude and duration is illustrated by the timing diagram in Fig.  6 . The upper sequence shows two short random "noise" signals, each having sufficient level to saturate the timing amplifier (line A). Event latch is set immediately, which in turn starts integration of the charge defined by the magnitude and waveform of the signal (line Ap). A delay timer is also started by EL, preset to produce a pulse fed back to its own clock input 50 ns later (lines C and D). The trailing edge of the clock checks the status of the latch D input, tied also to the signal A. Since both "noise" signals have already decayed below the triggering threshold at this time, the latch is reset by the clock and the integrator quickly discharged. Only a few nanoseconds are required for the recovery before a new signal can be tested.
If the signal duration exceeds 50 ns, the latch remains set and the charge integration continues (Event Cycle portion of Fig. 6 ). Bold lines A and Ap show a signal lasting several hundred nanoseconds, and the integrator output increases accordingly (line L). A precision 500 ns timer was started when the latch EL was set. The purpose of this timer is to produce a clock pulse exactly 500 ns after the start of the event. Each of the 600 processing channels must have this identical delay and be very stable. Small adjustments in delay of up to + 30 ns due to the system time propagation differences can be made by the computer. An 8-bit D/A converter controls the delay in 0.25 ns steps (Fig. 4) .
During the 500 ns integration time the integrator output is monitored by two discriminators (LD and UD). Each discriminator is controlled by an 8-bit D/A converter, which allow each to be set by the computer to any level within the range of the integrator. When the charge exceeds the lower discriminator level (Fig. 6, line M) , the first criterion for recording an event is satisfied. The D input of the event latch timer (ET, Fig. 4 ) is armed through a gate G3 and set by the delay clock exactly 500 ns after the event started. A short time delay circuit resets the latch 30 ns later. The latch thus generates a 30 ns wide event pulse (Fig. 6, line N) which is sent to the tomograph coincidence circuits in search of a matching pulse that may result in confirming the occurrence of a real event.
If the charge integrated during the 500 ns period exceeds the expected level, the upper discriminator fires (dash-dot lines L and S), closing the anticoincidence gate G3 which prevents the firing of the event latch. No event pulse is sent out in this case.
The remote control of discriminator levels can turn each analog processor into a multichannel pulse height analyzer. When using an appropriate radioactive calibrating source, the computer scans the discriminators automatically through the integrator range. The gain of each charge amplifier is then adjusted and discriminator levels are set to center the energy band of interest into the desired amplitude range. Valid events are those falling within the range.
Although the processing is completed after the event pulse is sent out and event latch timer reset, the processor must remain paralyzed to prevent retriggering by photons in the tail of the scintillator light pulse. The end of the 500 ns delay starts a second, 1.5 us deadtime timer. A pulse is generated at the end of 1.5 P's which clears the latches and discharges the integrator. The processor is then immediately ready for a new event.
There is a large category of signals long enough to pass the 50 ns duration test. Their amplitude however may be too small to produce charge sufficiently large to exceed the lower discriminator threshold. Since this condition can be detected early, the processing cycle deadtime can be made shorter than 1.5 ps (dotted lines in Fig. 6 ). The signal lasts long enough to pass the 50 ns duration test (lines A and D). At this moment an amplitude discriminator LL is tested which clocks the charge amplifier signal (Fig. 4) . If the signal level at the 50 ns point is below the preset threshold, the discriminator does not fire (line E in Fig. 6 ) and thus does not enable the deadtime delay timer. The consequence is that the deadtime is reduced to 0.1 Ps instead of the normal duration of 1.5 ps. The processing rate of signals is therefore substantially increased.
When processing a regular event the signal amplitude is sufficiently large to set the LL latch (line E) and enable the deadtimer to full 1.5 ps delay. Also, a 40 ns wide pulse is generated at this moment by a left/right veto timer (lines F and G).
This pulse enables gates Gl and G2 for a short time (Fig. 3) . The gate Gl is controlled by the veto timer of the processing channel on the left and the gate G2 by the processing channel on the right. Should the neighbors produce an overlapping pulse, the gate G3 passes this coincidence back to the analog processor setting a left/right veto latch (lines Q and R). This latch in turn keeps reset the event timer. The signal processing continues, but the event will be aborted regardless. How effective this method is can be tested by applying an external Veto 1. The veto timer will be disabled and all events can be processed regardless of possible overlap between adjacent channels. When applied, Veto 1 affects all 600 analog channels.
Veto 2 controls also all analog processors of the tomograph. When 
